

Architecture des Ordinateurs II

Part III: Case Studies IA-32 and Pentium

Paolo.Ienne@epfl.ch

EPFL – I&C – LAP

Eduardo.Sanchez@epfl.ch

EPFL – I&C – LSL



Intel Processors

| Processor | Date | f (MHz) | Trans. | Features |
|-------------|-------|-----------|---------|---|
| 4004 | 4/71 | 0.108 | 2300 | First μ P |
| 8008 | 4/72 | 0.108 | 3500 | First 8-bit μ P |
| 8080 | 4/74 | 2 | 6000 | Popular 8-bit |
| 8086 | 6/78 | 5-10 | 29k | First 16-bit μ P; 20-bit addressing |
| 8088 | 6/79 | 5-8 | 29k | Simpler; IBM PC |
| 80286 | 2/82 | 8-12 | 134k | Protected mode, 24-bit addressing |
| 80386 | 10/85 | 16-33 | 275k | 32-bit (IA-32) |
| 80486 | 4/89 | 25-100 | 1.2M | Pipelined (5-stage); cache |
| Pentium | 3/93 | 60-233 | 3.1M | Superscalar, dual pipeline |
| PentiumPro | 3/95 | 150-200 | 5.5M | Out-of-order; L2 cache |
| Pentium II | 5/97 | 233-400 | 7.5M | MMX (SIMD instructions) |
| Pentium III | 3/99 | 450-1200 | 9.5-26M | SSE (incl. SIMD-FP); 10-stage pipeline |
| Pentium 4 | 12/00 | 1300-2200 | 42M | SSE2 (128-bit); TC; 20-stage pipeline |




2

ArchOrd II — IA-32 and Pentium

© Ienne 2003



Intel Processors



3

ArchOrd II — IA-32 and Pentium

© Ienne 2003



Source: Microprocessor Report, © Cahners 2006

| Processor | Alpha 21064 EV78+ | AMD Opteron 254 | AMD Dual-core Opteron 200 | HP PA-3900 | IBM PowerPC 440 | IBM PowerPC 440 |
|--------------------|--------------------|--------------------|---------------------------|--------------------|-----------------------|-----------------------|
| Processor Arch | 64-bit | Dual 32/64-bit | Dual 32/64-bit | Dual 64-bit | Dual 64-bit | Dual 64-bit |
| Clock Rate | 1.30GHz | 2.8GHz | 2.4GHz | 1.6GHz | 1.7GHz | 1.9GHz |
| Cache (I/D/L2/L3) | 64K/64K/1.75M | 64K/64K/1M | 2 x 64K/64K/1M | 1.5M/1.5M/64M | 64K/32K/64M | 64K/32K/1.92MB/36MB |
| Issue Rate/Core | 4 issue | 3 x86 instr | 3 x86 instr | 4 issue | 8 issue | 8 issue |
| Pipeline Stages | 7/9 stages | 9/11 stages | 9/11 stages | 7/9 stages | 12/17 stages | 12/17 stages |
| Out of Order | 80 instr | 72 ROPs | 72 ROPs | 56 instr | 200 instr | 200 instr |
| Rename Regs | 48/41 | 36/36 | 36/36 | 56 total | 48/40 | 48/40 |
| BHT Entries | 4K x 9-bit | 4K x 2-bit | 4K x 2-bit | 8K x 2-bit | 3x 16K x 1-bit | 3x 16K x 1-bit |
| TLB Entries | 128/128 | 280/288 | 280/288 | 2 x 240 unified | 2x1,024 unified | 2x1,024 unified |
| Memory B/W | 12GB/s | 6.4GB/s | 6.4GB/s | 6.4GB/s | 12.8GB/s | 12.8GB/s |
| Package | FC-LGA1443 | PGA-940 | PGA-940 | LGA-544 | MCM | MCM |
| IC Process | 0.18 μ m 7M | 0.13 μ m 6M | 0.09 μ m 7M | 0.13 μ m 7M | 0.13 μ m 7m | 0.13 μ m 7m |
| Die Size | 397mm ² | 193mm ² | 199mm ² | 304mm ² | 267mm ² ** | 389mm ² ** |
| Transistors | 135 million | 106 million | 233 million | 300 million | 184 million** | 276 million** |
| Est Die Cost | \$180 | \$79 | \$85 | \$96 | \$144** | \$200** |
| Power (Max) | 155W | 92W(TDP)* | 95W(TDP) | 103W | 100W** | 120W** |
| Availability | 3Q04 | 4Q05 | 4Q05 | 3Q03 | 2Q03 | 4Q05 |
| Configuration | 2-64 way | 1-2 way | 1-2 way | 1-128 way | 2-32 way | 2-32 way |
| SPEC_int2000(base) | 904 | 1,817 | 1,499 | N/A | 1,077 | 1,470 |
| SPEC_fp2000(base) | 1,279 | 2,132 | 1,752 | N/A | 1,598 | 2,839 |

Current High-End Processors


■ = IA-32
■ = IA-64

Source: vendors, except *In-Stat estimates. Estimated manufacturing cost does not include external cache chips. ** Contains two processors on one die. n/a = not available.

© Ienne 2003



Current IA-32 Processors Manufacturing Cost



*Processor core change from previous process generation
**Not mainstream processors, but provided for comparison purposes

Source: Microprocessor Report, © Cahners 2006

Current IA-32 Processors Prices

| Intel Processor | Cores/Frequency/L2/FSB/TDP | Process | Price | AMD Processor | Cores/Frequency/L2 Cache/HT/MCT/TDP* | Process (SOI) | Price |
|-------------------|------------------------------|---------|-------|--------------------|--------------------------------------|---------------|---------|
| Desktop PC | | | | | | | |
| Pentium EE 965 | 2/3.73GHz/2x2MB/1.06GHz/130W | 65nm | \$999 | Athlon 64 FX-62 | 2/2.8GHz/2x1M/2.0GHz/667MHz/125W | 90nm | \$1,031 |
| Pentium EE 955 | 2/3.46GHz/2x2MB/1.06GHz/130W | 65nm | \$999 | Athlon 64 FX-60 | 2/2.6GHz/2x1M/2.0GHz/667MHz/89W | 90nm | \$827 |
| Pentium D960 | 2/3.6GHz/2x2MB/800MHz/130W | 65nm | \$523 | Athlon 64 X2 5000+ | 2/2.6GHz/2x1MB/2.0GHz/667MHz/89W | 90nm | \$696 |
| Pentium D950 | 2/3.4GHz/2x2MB/800MHz/130W | 65nm | \$316 | Athlon 64 X2 4800+ | 2/2.4GHz/2x1MB/2.0GHz/667MHz/89W | 90nm | \$645 |
| Pentium D940 | 2/3.2GHz/2x2MB/800MHz/130W | 65nm | \$241 | Athlon 64 X2 4600+ | 2/2.4GHz/2x1.2kB/2.0GHz/667MHz/89W | 90nm | \$558 |
| Pentium D930 | 2/3.0GHz/2x2MB/800MHz/95W | 65nm | \$209 | Athlon 64 X2 4400+ | 2/2.2GHz/2x1MB/2.0GHz/667MHz/89W | 90nm | \$470 |
| Pentium 4 672 | 1/3.8GHz/2MB/800MHz/115W | 90nm | \$605 | Athlon 64 4000+ | 1/2.4GHz/1MB/1.6GHz/400MHz/89W | 90nm | \$343 |
| Pentium 4 662 | 1/3.6GHz/2MB/800MHz/115W | 90nm | \$401 | Athlon 64 3800+ | 1/2.4GHz/1.2kB/1.6GHz/400MHz/89W | 90nm | \$290 |
| Pentium 4 651 | 1/3.4GHz/2MB/800MHz/84W | 90nm | \$273 | Athlon 64 3700+ | 1/2.4GHz/1MB/1.6GHz/400MHz/89W | 90nm | \$240 |
| Pentium 4 641 | 1/3.2GHz/2MB/800MHz/84W | 90nm | \$218 | Athlon 64 3500+ | 1/2.2GHz/512kB/2.0GHz/667MHz/89W | 90nm | \$189 |
| Celeron D 355 | 1/3.33GHz/256kB/533MHz/73W | 90nm | \$79 | Sempron 3600+ | 1/2.0GHz/256kB/1.6GHz/667MHz/62W | 90nm | \$123 |
| Celeron D 351 | 1/3.2GHz/256kB/533MHz/73W | 90nm | \$69 | Sempron 3500+ | 1/2.0GHz/128kB/1.6GHz/667MHz/62W | 90nm | \$109 |
| Celeron D 346 | 1/3.06GHz/256kB/533MHz/73W | 90nm | \$59 | Sempron 3400+ | 1/2.0GHz/256kB/1.6GHz/667MHz/62W | 90nm | \$97 |
| Celeron D 341 | 1/2.93GHz/256kB/533MHz/73W | 90nm | \$59 | Sempron 3200+ | 1/2.0GHz/128kB/1.6GHz/667MHz/62W | 90nm | \$87 |
| Mobile PC | | | | | | | |
| Core Duo T2600 | 2/2.16GHz/2x1M/667MHz/31W | 65nm | \$637 | Turion 64 X2 TL-60 | 2/2.0GHz/2x512kB/1.6GHz/667MHz/35W | 90nm | \$354 |
| Core Duo T2500 | 2/2.0GHz/2x1M/667MHz/31W | 65nm | \$638 | Turion 64 X2 TL-56 | 2/1.8GHz/2x512kB/1.6GHz/667MHz/35W | 90nm | \$263 |
| Core Duo T2400 | 2/1.83GHz/2x1M/667MHz/31W | 65nm | \$639 | Turion 64 X2 TL-52 | 2/1.6GHz/2x512kB/1.6GHz/667MHz/31W | 90nm | \$220 |
| Core Duo T2300 | 2/1.66GHz/2x1M/667MHz/31W | 65nm | \$640 | Turion 64 X2 TL-50 | 2/1.6GHz/2x256kB/1.6GHz/667MHz/31W | 90nm | \$184 |
| Pentium M 780 | 1/2.26GHz/2MB/533MHz/27W | 90nm | \$637 | Turion 64 MT-40 | 1/2.2GHz/1MB/1.6GHz/400MHz/25W | 90nm | \$225 |
| Pentium M 770 | 1/2.13GHz/2MB/533MHz/27W | 90nm | \$423 | Turion 64 MT-37 | 1/2.0GHz/1MB/1.6GHz/400MHz/25W | 90nm | \$189 |
| Pentium M 760 | 1/2.0GHz/2MB/533MHz/27W | 90nm | \$294 | Turion 64 MT-34 | 1/1.8GHz/1MB/1.6GHz/400MHz/25W | 90nm | \$159 |
| Pentium M 750 | 1/1.80GHz/2MB/533MHz/27W | 90nm | \$241 | Turion 64 MT-32 | 1/1.8GHz/512kB/1.6GHz/400MHz/25W | 90nm | \$150 |
| Celeron M 380 | 1/1.6GHz/1MB/400MHz/21W | 90nm | \$134 | Mobile 5300+ | 1/2.0GHz/128kB/1.6GHz/400MHz/25W | 90nm | \$113 |
| Celeron M 370 | 1/1.5GHz/1MB/400MHz/21W | 90nm | \$107 | Mobile 5310+ | 1/1.8GHz/256kB/1.6GHz/400MHz/25W | 90nm | \$98 |
| Celeron M 360 | 1/1.4GHz/1MB/400MHz/21W | 90nm | \$86 | Mobile 5300+ | 1/1.8GHz/128kB/1.6GHz/400MHz/25W | 90nm | \$88 |
| Celeron M 350 | 1/1.3GHz/1MB/400MHz/21W | 90nm | \$86 | Mobile 5280+ | 1/1.6GHz/256kB/1.6GHz/400MHz/25W | 90nm | \$77 |

*The AMD processors feature an integrated north bridge. As a result, the I/O bus (HT for HyperTransport) and memory bus (MCT) are listed instead of the front side bus (FSB). SXXXX = Sempron.

Source: Microprocessor Report, © Cahners 2006

Outline



- ❑ Historical limitations of IA-32
- ❑ How some Pentium designs have worked around the main limitations
 - ❖ PentiumPro: Achieving superscalar out-of-order execution on a CISC
 - ❖ Pentium4: Achieving 2GHz clock frequency

Legacy IA-32 Features

- ❑ Very small number of registers, partly dedicated or specialised
- ❑ Natively 16-bit, extended to 32 in successive steps requiring backward compatibility (e.g., 3 modes for address generation)
- ❑ Highly variable instruction length and encoding (1 to 17 bytes in original IA-32, prefixes, postfixes, etc.)
- ❑ CISC instruction set

Registers (I)

- Very small number of general purpose registers (approx. 4 integer plus 8 FP—not shown, versus 32+32 typ. RISC)




Registers (II)

- Small number of registers makes spilling more frequent
- Advanced compiler techniques (e.g., loop unrolling, Lesson 10) increase register pressure
- Partial specialization of the registers makes effective compiler scheduling difficult


Memory Addressing (I)

- Real Mode (8086)




Memory Addressing (II)

- Protected Mode (80286)



Memory Addressing (III)

Protected Mode (80386, 80486, and Pentium)



Addressing Modes (I)

Absolute

Register indirect → [reg]

- ❖ 16-bit registers: BX, SI, DI
- ❖ 32-bit registers: EAX, ECX, EDX, EBX, ESI, EDI

Displacement → [reg + displacement]

- ❖ 16-bit registers: BP, BX, SI, DI
- ❖ 32-bit registers: EAX, ECX, EDX, EBX, ESI, EDI
- ❖ Displacement on 8, 16, or 32 bits

Indexed → [base reg + reg]

- ❖ 16-bit registers: BX+SI, BX+DI, BP+SI, BP+DI

Addressing Modes (II)

Indexed with displacement

→ [base reg + reg + displacement]

- ❖ Same registers as in mode indexed

Scaled indexed → [base reg + 2^{scale} x reg]

- ❖ Only in 32-bit mode
- ❖ Scale is 0, 1, 2, or 3
- ❖ Index register can be any of the basic registers (except ESP)
- ❖ Base register can be any of the basic registers

Scaled indexed with displacement

→ [base reg + 2^{scale} x reg + displacement]

Address Segment

For every indirect addressing (e.g., [reg]) the appropriate segment would be needed

Default:

- ❖ References to instructions (IP) use CS (code segment register)
- ❖ References to stack (BP or SP) use SS (stack segment register)
- ❖ All other references use DS (data segment register)

A one-byte instruction prefix can modify the default

Instructions—IA-32 is not the same architecture since the mid-80's

- ❑ Classic CISC set derived from extended accumulator architecture
- ❑ Improved orthogonality in the 32-bit extensions (80386)
- ❑ Added FP capabilities previously on a coprocessor (80486)
- ❑ Added MultiMedia Extensions **MMX** as SIMD (single-instruction multiple-data) integer instructions (Pentium II)
- ❑ Added Streaming SIMD Extension **SSE**, most notably consisting of SIMD FP instructions (Pentium III)
- ❑ Added **SSE2**, essentially extension of MMX+SSE to 128 bits (Pentium 4)

Operand Types

- ❑ **Not** a Load/Store architecture

| Source 1 = Destination | Source 2 |
|------------------------|-----------|
| Register | Register |
| Register | Immediate |
| Register | Memory |
| Memory | Register |
| Memory | Immediate |


- ❑ Immediate values can be on 8, 16, or 32 bits

Instruction Examples


| | |
|-------------------------|---|
| JE addr | if equal(CC) then IP ← addr (IP-128 ≤ addr < IP+128) |
| JMP addr | IP ← addr |
| CALL addr,seg | SP ← SP-2; Mem[SS:SP] ← IP+5 SP ← SP-2; Mem[SS:SP] ← CS IP ← addr; CS ← seg |
| MOVW BX,[DI +45] | BX ← Mem[DS:DI+45] |
| PUSH SI | SP ← SP-2 Mem[SS:SP] ← SI |
| POP DI | DI ← Mem[SS:SP] SP ← SP+2 |
| ADD AX,#6765 | AX ← AX+6765 |
| TEST DX,#42 | set CC flags with (DX and 42) |
| MOVSB | Mem[ES:DI] ← Mem[DS:SI] DI ← DI+1 SI ← SI+1 |

Instruction Encoding

- ❑ One instruction coded on 1 to 17 bytes in original IA-32
- ❑ Several types of modifiers/prefixes
- ❑ Two combinations of constants of variable length
 - ❖ Immediate and Displacement
 - ❖ 8, 16, and 32-bit
- ❑ Opcode "lost" and only moderately orthogonal




Examples of Instruction Encoding



1995: PentiumPro (P6) A Superscalar IA-32 CISC?

- ❑ How to adapt the superscalar ideas to fit such an irregular architecture?
 - ❖ Complexity of decoding is huge
 - ❖ Parallel decoding of instructions is tough due to an encoding strongly variable in length
 - ❖ Instructions mix memory operations with computations
 - ❖ Too few registers

PentiumPro Microarchitecture: Out-of-order CISC Execution




PentiumPro In-Order Section

- ❑ Converts every IA-32 instruction into one or more internal RISC-like 118-bit instructions (micro-operations or uops); on average 1 instruction = 1.5-2.0 uops
- ❑ Three decoders and a sequencer work in parallel to perform the conversion
 - ❖ Two highest priority simple decoders intercept register-register operations (1 instr. → 1 uop)
 - ❖ A low priority general decoder handles all other basic operations (1 instr. → 4 uops)
 - ❖ A sequencer is used by the general decoder for very complex operations (1 instr → several groups of 4 uops)
- ❑ Reorder Buffer (ROB) implements renaming and commits uops in program order to the Real Register File (RRF)


PentiumPro Out-of-order Section

- ❑ Superscalar very similar to the general model studied in previous lessons
- ❑ Up to 20 uops wait in the Reservation Stations until the operands are all available
- ❑ A maximum of 5 uops can be issued per cycle: a generic calculation (int or FP), a simple integer (no shift, mul, nor div), a load, a store address, and a store data
- ❑ A Memory Reorder Buffer (MOB) reorders memory accesses and waits for D-cache availability

PentiumPro Die 300mm² 0.5μm 4ML BiCMOS




PentiumPro Package



2000: Pentium 4 Processors for the Multi-GHz Era

- ❑ Isn't Pentium dead in favour of IA-64 and Itanium? Clearly not...
- ❑ How to modify Pentium III to achieve way less than 1ns of cycle time?
 - ❖ Pipeline expansion? (Pentium III: 10 stages)
 - ❖ Wire propagation time becomes very tangible compared to computation
 - ❖ uop decoding very heavy

Evolution of Pentium Pipeline: From 5 to 20 Stages




Source: Microprocessor Report, © Cahners 2001

Some Pentium 4 Characteristics


- Trace caches to memorize approx. 12,000 recent uops—sort of L0 cache to avoid IA-32 instruction decoding from the main loop
- Approx. 126 uops can be in-flight at one time (3 times more than Pentium III)
- Data speculation to execute a potentially dependent load before a store: if the dependence was real, the load is squashed and replayed
- P4 ALUs can perform simple operations in half clock-cycle, to sustain throughput
 - Two dependent operations can be scheduled in the same cycle

AMD Hammer x86-64: Extension of IA-32 to 64 bits (I)



Source: Microprocessor Report, © Cahners 2000-01

AMD Hammer x86-64: Extension of IA-32 to 64 bits (II)



Source: Microprocessor Report, © Cahners 2001

Conclusions

- ❑ IA-32 is the oldest important ISA around
- ❑ It is not absolutely fixed but constantly evolving with many new add-ons (MMX, SSE, SSE2, CMOV, etc.)
- ❑ Intel has managed to continue pushing the performance by adapting to its CISC nature the techniques developed to speed-up newer RISC processors
 - ❖ Similar work has been done by some competitors—notably by AMD with Athlon, for a few months the fastest IA-32 processor on the market
- ❑ Is IA-32 really dying? Is it evolving toward 64 bits?!...

References and Where to Learn More

- ❑ References:
 - ❖ COD, Sections 3.12, 4.9, 5.7, 6.9, and 7.6
- ❑ Where to learn more:
 - ❖ Stallings, Computer Organization & Architecture, 5th ed., 2000, Section 13.3
 - ❖ D. Alpert and D. Avnon, *Architecture of the Pentium Microprocessor*, IEEE Micro, June 1993
 - ❖ L. Gwennap, *Intel's P6 Uses Decoupled Superscalar Design*, Microprocessor Report, 16th February 1995
 - ❖ P. Glaskowsky, *Pentium 4 (Partially) Previewed*, Microprocessor Report, 28th August 2000
 - ❖ S. Leibson, AMD Drops 64-bit Hammer on x86, Microprocessor Report, 4th September 2000

All papers available at <http://lap.epfl.ch/courses/archord2/>